





Contents

| | |
|--|-----------|
| ▣ Preface | xv |
| ▣ 0 Introduction | 1 |
| 0.1 History of Computing | 1 |
| 0.1.1 Beginnings: Mechanical Computers | 1 |
| 0.1.2 Early Electronic Computers | 2 |
| 0.1.3 The First Four Generations of Computers | 2 |
| 0.1.4 The Fifth Generation and Beyond | 4 |
| 0.2 Digital Systems | 4 |
| 0.2.1 Digital vs Analog Systems | 4 |
| 0.2.2 Digital System Design Hierarchy | 5 |
| 0.3 Organization of a Stored Program Digital Computer | 12 |
| 0.3.1 Computer Instructions | 13 |
| 0.3.2 Information Representation in Computers | 13 |
| 0.3.3 Computer Hardware | 15 |
| 0.3.4 Computer Software | 17 |
| 0.4 Summary | 19 |
| | |
| ↪ 1 Number Systems and Codes | 20 |
| 1.1 Number Systems | 21 |
| 1.1.1 Positional Notation | 21 |
| 1.1.2 Commonly Used Number Systems | 22 |

| | | |
|-------|---|----|
| 1.2 | Arithmetic | 22 |
| 1.2.1 | Binary Arithmetic | 23 |
| 1.2.2 | Octal Arithmetic | 27 |
| 1.2.3 | Hexadecimal Arithmetic | 28 |
| 1.3 | Base Conversions | 30 |
| 1.3.1 | Conversion Methods | 31 |
| 1.3.2 | General Conversion Algorithms | 35 |
| 1.3.3 | Conversion Between Base A and Base B When $B = A^k$ | 36 |
| 1.4 | Signed Number Representation | 37 |
| 1.4.1 | Sign-Magnitude Numbers | 37 |
| 1.4.2 | Complementary Number Systems | 38 |
| 1.5 | Computer Codes | 55 |
| 1.5.1 | Numeric Codes | 55 |
| 1.5.2 | Character and Other Codes | 61 |
| 1.5.3 | Error Detection Codes and Correction Codes | 65 |
| 1.6 | Summary | 73 |

| | | |
|---|---|-----|
|  | 2 Algebraic Methods for the Analysis and Synthesis of Logic Circuits | 78 |
| 2.1 | Fundamentals of Boolean Algebra | 79 |
| 2.1.1 | Basic Postulates | 79 |
| 2.1.2 | Venn Diagrams for Postulates [2] | 80 |
| 2.1.3 | Duality | 81 |
| 2.1.4 | Fundamental Theorems of Boolean Algebra | 84 |
| 2.2 | Switching Functions | 90 |
| 2.2.1 | Truth Tables | 93 |
| 2.2.2 | Algebraic Forms of Switching Functions | 94 |
| 2.2.3 | Derivation of Canonical Forms | 101 |
| 2.2.4 | Incompletely Specified Functions | 103 |

| | | |
|--|--|------------|
| 2.3 | Switching Circuits | 104 |
| 2.3.1 | Electronic Logic Gates | 104 |
| 2.3.2 | Basic Functional Components | 108 |
| 2.4 | Analysis of Combinational Circuits | 120 |
| 2.4.1 | Algebraic Method | 120 |
| 2.4.2 | Analysis of Timing Diagrams | 123 |
| 2.5 | Synthesis of Combinational Logic Circuits | 128 |
| 2.5.1 | AND-OR and NAND Networks | 128 |
| 2.5.2 | OR-AND and NOR Networks | 130 |
| 2.5.3 | Two-Level Circuits | 131 |
| 2.5.4 | AND-OR-invert Circuits | 133 |
| 2.5.5 | Factoring | 134 |
| 2.6 | Applications | 136 |
| 2.7 | Computer-Aided Design of Logic Circuits | 140 |
| 2.7.1 | The Design Cycle | 140 |
| 2.7.2 | Digital Circuit Modeling | 146 |
| 2.7.3 | Design Synthesis and Capture Tools | 148 |
| 2.7.4 | Logic Simulation | 152 |
| 2.8 | Summary | 165 |
|  3 | Simplification of Switching Functions | 172 |
| 3.1 | Simplification Goals | 173 |
| 3.2 | Characteristics of Minimization Methods | 174 |
| 3.3 | Karnaugh Maps | 175 |
| 3.3.1 | Relationship to Venn Diagrams and Truth Tables | 176 |
| 3.3.2 | K-Maps of Four or More Variables | 177 |

| | | |
|-------------|---|------------|
| 3.4 | Plotting Functions in Canonical Form on the K-Map | 179 |
| 3.5 | Simplification of Switching Functions Using K-Maps | 185 |
| 3.5.1 | Guidelines for Simplifying Functions Using K-Maps | 187 |
| 3.5.2 | General Terminology for Switching Function Minimization | 187 |
| 3.5.3 | Algorithms For Deriving Minimal SOP Forms From K-Maps | 188 |
| 3.6 | POS Form Using K-Maps | 197 |
| 3.6.1 | General Terminology for POS Forms | 197 |
| 3.6.2 | Algorithms For Deriving Minimal POS Forms From K-Maps | 197 |
| 3.7 | Incompletely Specified Functions | 203 |
| 3.8 | Using K-Maps To Eliminate Timing Hazards | 206 |
| 3.9 | Quine-McCluskey Tabular Minimization Method | 211 |
| 3.9.1 | Covering Procedure | 215 |
| 3.9.2 | Incompletely Specified Functions | 218 |
| 3.9.3 | Systems With Multiple Outputs | 219 |
| 3.10 | Petrick's Algorithm | 222 |
| 3.11 | Computer-aided Minimization of Switching Functions | 224 |
| 3.11.1 | Cube Representation of Switching Functions | 227 |
| 3.11.2 | Algebraic Methods for Determining Prime Implicants | 228 |
| 3.11.3 | Identifying Essential Prime Implicants | 230 |
| 3.11.4 | Completing a Minimal Cover | 231 |
| 3.11.5 | Other Minimization Algorithms | 234 |
| 3.12 | Summary | 234 |

| | | |
|----------|---|------------|
| 4 | Modular Combinational Logic | 242 |
| 4.1 | <u>Top-Down Modular Design</u> | 243 |
| 4.2 | <u>Decoders</u> | 245 |
| 4.2.1 | Decoder Circuit Structures | 246 |
| 4.2.2 | Implementing Logic Functions Using Decoders | 247 |
| 4.2.3 | Enable Control Inputs | 249 |
| 4.2.4 | Standard MSI Decoders | 252 |
| 4.2.5 | Decoder Applications | 253 |
| 4.3 | <u>Encoders</u> | 259 |
| 4.3.1 | Encoder Circuit Structures | 260 |
| 4.3.2 | Standard MSI Encoders | 264 |
| 4.4 | <u>Multiplexers/Data Selectors</u> | 268 |
| 4.4.1 | Multiplexer Circuit Structures | 268 |
| 4.4.2 | Standard MSI Multiplexers | 270 |
| 4.4.3 | Applications of Multiplexers | 277 |
| 4.5 | <u>Demultiplexers/Data Distributors</u> | 280 |
| 4.6 | <u>Binary Arithmetic Elements</u> | 283 |
| 4.6.1 | Basic Binary Adder Circuits | 283 |
| 4.6.2 | MSI Binary Adder Modules | 285 |
| 4.6.3 | High-speed Adder Units | 289 |
| 4.6.4 | Binary Subtraction Circuits | 294 |
| 4.6.5 | Arithmetic Overflow Detection | 295 |
| 4.7 | <u>Comparators</u> | 298 |
| 4.8 | <u>Design Example: A Computer Arithmetic Logic Unit</u> | 302 |
| 4.9 | <u>Computer-aided Design of Modular Systems</u> | 312 |
| 4.9.1 | Design Libraries | 312 |
| 4.9.2 | Drawing Hierarchical Schematics | 314 |

| | | |
|------|------------------------------------|-----|
| 4.10 | Simulation of Hierarchical Systems | 317 |
| 4.11 | Summary | 319 |

5 Combinational Circuit Design with Programmable Logic Devices **327**

| | | |
|-------|---------------------------------------|-----|
| 5.1 | Semicustom Logic Devices | 329 |
| 5.2 | Logic Array Circuits | 330 |
| 5.2.1 | Diode Operation in Digital Circuits | 330 |
| 5.2.2 | AND and OR Logic Arrays | 332 |
| 5.2.3 | Two-Level AND-OR Arrays | 333 |
| 5.2.4 | Field-Programmable AND and OR Arrays | 338 |
| 5.2.5 | Output Polarity Options | 341 |
| 5.2.6 | Bidirectional Pins and Feedback Lines | 343 |
| 5.2.7 | Commercial Devices | 345 |
| 5.3 | Field-programmable Logic Arrays | 347 |
| 5.3.1 | FPLA Circuit Structures | 347 |
| 5.3.2 | Realizing Logic Functions With FPLAs | 347 |
| 5.4 | Programmable Read-only Memory | 350 |
| 5.4.1 | PROM Circuit Structures | 350 |
| 5.4.2 | Realizing Logic Functions With PROMs | 352 |
| 5.4.3 | Lookup Tables | 358 |
| 5.4.4 | General Read-only Memory Applications | 360 |
| 5.4.5 | Read-only Memory Technologies | 361 |
| 5.5 | Programmable Array Logic | 362 |
| 5.5.1 | PAL Circuit Structures | 362 |
| 5.5.2 | Realizing Logic Functions With PALs | 363 |
| 5.5.3 | PAL Output and Feedback Options | 366 |

| | | |
|------------|---|------------|
| 5.6 | Computer-aided Design Tools for PLD Design | 371 |
| 5.6.1 | Design Representation with PDL | 373 |
| 5.6.2 | Processing a PDL Design File | 379 |
| 5.7 | Summary | 380 |


6 Introduction to Sequential Devices **382**

| | | |
|------------|--|------------|
| 6.1 | Models for Sequential Circuits | 383 |
| 6.1.1 | Block Diagram Representation | 383 |
| 6.1.2 | State Tables and Diagrams | 385 |
| 6.2 | Memory Devices | 387 |
| 6.3 | Latches | 389 |
| 6.3.1 | Set-Reset Latch | 389 |
| 6.3.2 | Gated SR Latch | 396 |
| 6.3.3 | Delay Latch | 398 |
| 6.4 | Flip-Flops | 403 |
| 6.4.1 | Master-Slave SR Flip-Flops | 404 |
| 6.4.2 | Master-Slave D Flip-Flops | 406 |
| 6.4.3 | Master-Slave JK Flip-Flops | 407 |
| 6.4.4 | Edge-triggered D Flip-Flops | 409 |
| 6.4.5 | Edge-triggered JK Flip-Flops | 413 |
| 6.4.6 | T Flip-flops | 415 |
| 6.4.7 | Latch and Flip-flop Summary | 417 |
| 6.5 | Other Memory Devices | 418 |
| 6.6 | Timing Circuits | 418 |
| 6.6.1 | One-shots | 418 |
| 6.6.2 | The 555 Timer Module | 418 |
| 6.7 | Rapidly Prototyping Sequential Circuits | 421 |
| 6.8 | Summary | 425 |

| | |
|---|------------|
| 7 Modular Sequential Logic | 432 |
| 7.1 Shift Registers | 433 |
| 7.1.1 A Generic Shift Register | 434 |
| 7.1.2 Standard TTL Shift-Register Modules | 436 |
| 7.2 Design Examples Using Registers | 446 |
| 7.2.1 Serial Adder Unit | 446 |
| 7.2.2 Serial Accumulators | 448 |
| 7.2.3 Parallel Accumulators | 450 |
| 7.3 Counters | 450 |
| 7.3.1 Synchronous Binary Counters | 451 |
| 7.3.2 Asynchronous Binary Counters | 455 |
| 7.3.3 Down Counters | 458 |
| 7.3.4 Up/Down Counters | 460 |
| 7.4 Modulo-N Counters | 464 |
| 7.4.1 Synchronous BCD Counters | 464 |
| 7.4.2 Asynchronous BCD Counters | 467 |
| 7.4.3 Modulo-6 and Modulo-12 Counters | 470 |
| 7.4.4 Asynchronously Resetting Modulo-N Counters | 474 |
| 7.4.5 Synchronously Resetting Modulo-N Counters | 477 |
| 7.5 Shift Registers as Counters | 477 |
| 7.5.1 Ring Counters | 478 |
| 7.5.2 Twisted-ring Counters | 482 |
| 7.6 Multiple-sequence Counters | 489 |
| 7.7 Digital Fractional Rate Multipliers | 489 |
| 7.7.1 TTL Modules | 491 |
| 7.7.2 Cascading the Digital Fractional Rate Multipliers | 495 |
| 7.8 Summary | 496 |

| | | |
|----------|--|------------|
| 8 | Analysis and Synthesis of Synchronous Sequential Circuits | 502 |
| 8.1 | Synchronous Sequential Circuit Models | 503 |
| 8.1.1 | Mealy Model | 504 |
| 8.1.2 | Moore Model | 505 |
| 8.2 | Sequential Circuit Analysis | 507 |
| 8.2.1 | Analysis of Sequential Circuit State Diagrams | 507 |
| 8.2.2 | Analysis of Sequential Circuit Logic Diagrams | 508 |
| 8.2.3 | Summary | 517 |
| 8.3 | Synchronous Sequential Circuit Synthesis | 519 |
| 8.3.1 | Synthesis Procedure | 520 |
| 8.3.2 | Flip-flop Input Tables | 522 |
| 8.3.3 | Application Equation Method for JK Flip-flops | 524 |
| 8.3.4 | Design Examples | 526 |
| 8.3.5 | Algorithmic State Machine Diagrams | 547 |
| 8.3.6 | One-hot Finite-State Machine Design Method | 553 |
| 8.4 | Incompletely Specified Circuits | 555 |
| 8.4.1 | State Assignment and Circuit Realization | 558 |
| 8.5 | Computer-aided Design of Sequential Circuits | 558 |
| 8.5.1 | Design Capture and Synthesis | 559 |
| 8.5.2 | Design Analysis and Verification | 565 |
| 8.6 | Summary | 568 |
| 9 | Simplification of Sequential Circuits | 576 |
| 9.1 | Redundant States | 577 |
| 9.1.1 | State Equivalence | 577 |
| 9.1.2 | Equivalence and Compatibility Relations | 579 |
| 9.2 | State Reduction in Completely Specified Circuits | 579 |
| 9.2.1 | Inspection | 579 |

| | | |
|-------|--|-----|
| 9.2.2 | Partitioning | 581 |
| 9.2.3 | Implication Table | 584 |
| 9.3 | State Reduction In Incompletely Specified Circuits | 588 |
| 9.3.1 | State Compatibility | 589 |
| 9.3.2 | Minimization Procedure | 594 |
| 9.4 | Optimal State Assignment Methods | 602 |
| 9.4.1 | Unique State Assignments | 603 |
| 9.4.2 | State Assignment Guidelines | 605 |
| 9.4.3 | Partitioning | 614 |
| 9.4.4 | Optimal State Assignments | 619 |
| 9.5 | Summary | 620 |

| | | |
|---|--|-----|
|  10 | Asynchronous Sequential Circuits | 624 |
| 10.1 | Types of Asynchronous Circuits | 625 |
| 10.2 | Analysis of Pulse-mode Asynchronous Circuits | 627 |
| 10.3 | Synthesis of Pulse-mode Circuits | 632 |
| 10.3.1 | Design Procedure for Pulse-mode Circuits | 632 |
| 10.4 | Analysis of Fundamental-mode Circuits | 641 |
| 10.4.1 | Introduction | 643 |
| 10.4.2 | Tabular Representations | 645 |
| 10.4.3 | Analysis Procedure | 648 |
| 10.5 | Synthesis of Fundamental-mode Circuits | 648 |
| 10.5.1 | Synthesis Procedure | 648 |
| 10.6 | Introduction to Races, Cycles, and Hazards | 659 |
| 10.6.1 | Races and Cycles | 660 |
| 10.6.2 | Avoidance of Race Conditions | 663 |
| 10.6.3 | Race-free State Assignments | 664 |
| 10.6.4 | Hazards | 671 |
| 10.6.5 | Analysis | 673 |

| | | |
|-----------|--|------------|
| 10.7 | Summary | 673 |
| 11 | Sequential Circuits With Programmable Logic Devices | 686 |
| 11.1 | Registered Programmable Logic Devices | 687 |
| 11.1.1 | Field-Programmable Logic Sequencers | 691 |
| 11.1.2 | Registered PALs | 696 |
| 11.1.3 | PLDs with Programmable Logic Macrocells | 700 |
| 11.2 | Programmable Gate Arrays | 702 |
| 11.2.1 | Logic Cell Arrays | 705 |
| 11.2.2 | ACT FPGAs | 713 |
| 11.3 | Sequential Circuit Design and PLD Device Selection | 715 |
| 11.4 | PLD Design Examples | 717 |
| 11.5 | Computer-aided Design of Sequential PLDs | 723 |
| 11.5.1 | Sequential Circuit Design Representation with PDL | 723 |
| 11.5.2 | Processing a PDL Design File | 729 |
| 11.6 | Summary | 733 |
| 12 | Logic Circuit Testing and Testable Design | 738 |
| 12.1 | Digital Logic Circuit Testing | 739 |
| 12.2 | Fault Models | 740 |
| 12.3 | Combinational Logic Circuit Testing | 741 |
| 12.3.1 | Test Generation | 742 |
| 12.3.2 | Untestable Faults | 751 |
| 12.3.3 | Multiple Output Networks | 752 |
| 12.3.4 | Fault Detection Test Sets | 753 |
| 12.3.5 | Fault Location and Diagnosis | 757 |
| 12.3.6 | Random Testing | 758 |

| | | |
|-------------|---|------------|
| 12.4 | Sequential Logic Circuit Testing | 760 |
| 12.5 | Design For Testability | 763 |
| 12.5.1 | Scan Path Design | 764 |
| 12.6 | Built-in Self-test | 768 |
| 12.6.1 | Pseudorandom Test Vector Generation | 769 |
| 12.6.2 | Signature Analysis | 772 |
| 12.6.3 | Built-In Logic Block Observer | 775 |
| 12.7 | Board and System-level Boundary Scan | 777 |
| 12.8 | Summary | 781 |
| 13 | Design Examples | 788 |
| 13.1 | Electronic Slot Machine | 789 |
| 13.1.1 | Problem Definition | 789 |
| 13.1.2 | System Requirements and Solution Plan | 790 |
| 13.1.3 | Logic Design | 792 |
| 13.2 | Keyless Auto Entry System | 801 |
| 13.2.1 | Problem Definition | 801 |
| 13.2.2 | System Requirements | 803 |
| 13.2.3 | Logic Design | 805 |
| 13.3 | One-lane Traffic Controller | 810 |
| 13.3.1 | System Requirements | 813 |
| 13.3.2 | Logic Design | 815 |
| 13.4 | Grocery Store Cash Register | 821 |
| 13.4.1 | System Requirements | 823 |
| 13.4.2 | Logic Design | 824 |